index
:
box64
this commit
fix/trace
main
Unnamed repository; edit this file 'description' to name the repository.
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
dynarec
/
dynarec_arm64_helper.h
(
follow
)
Commit message (
Expand
)
Author
Age
Files
Lines
*
[DYNAREC] Refactored dynarec to ease the future adding of new target architec...
ptitSeb
2022-02-27
1
-1087
/
+0
*
Fixed the CVTPD2DQ dynarec opcode
rajdakin
2022-02-14
1
-4
/
+8
*
Fixed a typo in TBZ_MARK and TBNZ_MARK emitter (fixed infinite loop in Ex-Zod...
ptitSeb
2022-01-09
1
-2
/
+2
*
[DYNAREC] Fixed some border case for IDIV opcode
ptitSeb
2021-12-22
1
-0
/
+12
*
[DYNAREC] Pass0 now alocate memory and do more stuff from pass1
ptitSeb
2021-11-11
1
-23
/
+23
*
[DYNAREC] Added 67 89/C1/F7 opcodes
ptitSeb
2021-10-05
1
-1
/
+36
*
Added AES-NI cpu extension support ([DYNAREC] too, using AES extension if ava...
ptitSeb
2021-08-28
1
-0
/
+3
*
Added 64 F7 opcode ([DYNAREC] too) (for #73)
ptitSeb
2021-07-27
1
-1
/
+11
*
[DYNAREC] Added 64 FF opcodes (for geekbench5)
ptitSeb
2021-07-08
1
-0
/
+9
*
[DYNAREC] Added DC opcodes (for CB15)
ptitSeb
2021-07-05
1
-1
/
+1
*
[DYNAREC] Improved the fast native call path
ptitSeb
2021-07-02
1
-3
/
+3
*
[DYNAREC] Added CF opcode and optimized native call
ptitSeb
2021-06-28
1
-3
/
+5
*
[DYNAREC] Optimized DIV/IDIV 32/64bits opcodes
ptitSeb
2021-06-18
1
-0
/
+10
*
[DYNAREC] Added shrd32c emiter and 0F AC opcode
ptitSeb
2021-06-14
1
-1
/
+1
*
[DYNAREC] Added shld32c emiter and 0F A4 opcode
ptitSeb
2021-06-14
1
-1
/
+1
*
[DYNAREC] Improved flag handling
ptitSeb
2021-06-12
1
-4
/
+6
*
Added suport for arch_prctl syscall, and GL segment handling ([DYNAREC] too)
ptitSeb
2021-06-07
1
-1
/
+1
*
[DYNAREC] Small optimisation on handling of relative addressing
ptitSeb
2021-06-06
1
-2
/
+2
*
[DYNAREC] Fixed potential issue with longjmp native function call
ptitSeb
2021-06-06
1
-1
/
+7
*
Added 64 80 opcodes ([DYNAREC] too)
ptitSeb
2021-05-21
1
-13
/
+18
*
Added E0..E3 opcodes ([DYNAREC] too)
ptitSeb
2021-04-16
1
-0
/
+8
*
Second pass
rajdakin
2021-04-14
1
-90
/
+90
*
[DYNAREC] Improved (and fixed) Table64 handling
ptitSeb
2021-04-11
1
-2
/
+8
*
[DYNAREC] Needed to same a bit more register before native funciton call (fix...
ptitSeb
2021-04-07
1
-0
/
+7
*
[DYNAREC] Added 66 64 8B opcode
ptitSeb
2021-04-04
1
-0
/
+2
*
[DYNAREC] Added DF opcodes
ptitSeb
2021-04-03
1
-1
/
+5
*
[DYNAREC] Added DD opcodes
ptitSeb
2021-04-03
1
-1
/
+1
*
[DYNAREC] Added D8 opcodes
ptitSeb
2021-04-03
1
-1
/
+1
*
[DYNAREC] Added DB opcodes
ptitSeb
2021-04-03
1
-1
/
+4
*
[DYNAREC] Added D9 opcodes
ptitSeb
2021-04-03
1
-3
/
+6
*
[DYNAREC] Better 0F 77 EMMS emulation
ptitSeb
2021-04-03
1
-0
/
+3
*
[DYNAREC] Fixed 67 8D opcde, and remove hack for 67 REX.W, it was wrong
ptitSeb
2021-04-01
1
-0
/
+4
*
[DYNAREC] Try to mitigate case of cmp/tst apparently 'for nothing'
ptitSeb
2021-03-29
1
-0
/
+1
*
[DYNAREC] Fixed a nasty bug in GETGB macro
ptitSeb
2021-03-25
1
-1
/
+1
*
Added F3 0F BC opcode ([DYNAREC] too)
ptitSeb
2021-03-25
1
-0
/
+4
*
[DYNAREC] Added some mecanism to handle weird 66 REX mixing
ptitSeb
2021-03-25
1
-1
/
+1
*
[DYNAREC] Added 0F BA opcode
ptitSeb
2021-03-24
1
-0
/
+8
*
[DYNAREC] Added F2 0F 2D opcodes, and use a simpler version of the conversion...
ptitSeb
2021-03-24
1
-0
/
+3
*
[DYNAREC] Added 64 83 opcodes
ptitSeb
2021-03-24
1
-1
/
+1
*
[DYNAREC] Added 0F 58/59 opcodes, plus lots of small bugfix (IntoTheBreach so...
ptitSeb
2021-03-23
1
-1
/
+5
*
[DYNAREC] Optimized F2/F3 AE/A6 opcodes
ptitSeb
2021-03-23
1
-2
/
+10
*
[DYNAREC] Added (F2/F3) A6 opcode
ptitSeb
2021-03-22
1
-0
/
+4
*
[DYNAREC] Small option on REP MOVSD, and go back to LDAXR/STLXR for xchg (Int...
ptitSeb
2021-03-22
1
-0
/
+4
*
[DYNAREC] Added (F2/F3) A5 opcode
ptitSeb
2021-03-22
1
-4
/
+4
*
[DYNAREC] Fixed and simplified F0 B1 opcdes, plus some other various small im...
ptitSeb
2021-03-22
1
-3
/
+3
*
[DYNAREC] Added 64 8B opcodes, plus some fixes to FS access
ptitSeb
2021-03-22
1
-4
/
+4
*
[DYNAREC] Added 64 31 opcode
ptitSeb
2021-03-22
1
-16
/
+14
*
[DYNAREC] Added F0 B1 opcode (and change LDAXR/STLXR to LDXR/STXR for eXclusi...
ptitSeb
2021-03-22
1
-19
/
+35
*
[DYNAREC] Added 87 XCHG opcode
ptitSeb
2021-03-22
1
-0
/
+8
*
[DYNAREC] Optimized a bit Native call push/pop regs
ptitSeb
2021-03-21
1
-6
/
+5
[next]