index
:
box64
this commit
fix/trace
main
Unnamed repository; edit this file 'description' to name the repository.
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
dynarec
(
follow
)
Commit message (
Expand
)
Author
Age
Files
Lines
...
*
[LA64_DYNAREC] Fix VMOVNTDQA. (#2934)
phorcys
2025-08-15
2
-16
/
+16
*
[LA64_DYNAREC] Add la64 avx insts using helpers. (#2935)
phorcys
2025-08-15
2
-22
/
+168
*
[RV64_DYNAREC] Removed a dispensable line from dump (#2932)
Yang Liu
2025-08-13
3
-10
/
+0
*
[LA64_DYNAREC] Fixed a typo in CMPXCHG8B opcode (#2931)
Yang Liu
2025-08-13
1
-1
/
+1
*
[DYNAREC] Rearranged arch-specific AVX infra code (#2930)
Yang Liu
2025-08-13
14
-324
/
+131
*
[LA64_DYNAREC] Fix B3 BTR eflags when cpuext.lbt == 1. Fix 16bits AND when cp...
phorcys
2025-08-12
2
-2
/
+6
*
[RV64_DYNAREC] Added F0 08 LOCK OR opcode (#2928)
Yang Liu
2025-08-12
1
-0
/
+25
*
[RV64_DYNAREC] Fixed F0 10 LOCK ADC opcode (#2927)
Yang Liu
2025-08-11
1
-4
/
+7
*
[RV64_DYNAREC][LA64_DYNAREC] Fixed missing zeroup in geted_32() (#2921)
Yang Liu
2025-08-08
2
-0
/
+2
*
[LA64_DYNAREC] Fixed AVX VPMOVMSKB opcode (#2920)
Yang Liu
2025-08-07
1
-2
/
+2
*
[LA64_DYNAREC] Fixed AVX VPERM2F128/VPERM2I128 opcodes (#2919)
Yang Liu
2025-08-07
1
-1
/
+1
*
[LA64_DYNAREC] Fixed AVX VMASKMOVDQU opcode (#2918)
Yang Liu
2025-08-07
1
-1
/
+1
*
[LA64_DYNAREC] Fixed AVX VPBLENDW opcodes (#2917)
Yang Liu
2025-08-07
1
-18
/
+6
*
[LA64_DYNAREC] Fixed AVX VMOVMSKPS/VMOVMSKPD opcodes (#2916)
Yang Liu
2025-08-07
2
-4
/
+4
*
[LA64_DYNAREC] Fixed AVX VMOVSS opcode (#2915)
Yang Liu
2025-08-07
1
-1
/
+1
*
[LA64_DYNAREC] Fixed AVX VCMPSS/VCMPSD opcodes (#2914)
Yang Liu
2025-08-07
2
-2
/
+4
*
[LA64_DYNAREC] Fixed some AVX scalar MIN/MAX opcodes (#2913)
Yang Liu
2025-08-07
2
-5
/
+5
*
[LA64_DYNAREC] Refined F3 0F 5D/5F MINSS/MAXSS opcodes (#2912)
Yang Liu
2025-08-07
1
-18
/
+16
*
[ARM64_DYNAREC] Fixed AVX VMOVMSKPD opcode (#2909)
Yang Liu
2025-08-06
1
-2
/
+2
*
[ARM64_DYNAREC] Fixed AVX VMOVSS opcode (#2908)
Yang Liu
2025-08-06
1
-1
/
+1
*
[ARM64_DYNAREC][INTERP] Fixed AVX VPERM2F128/VPERM2I128 opcodes (#2907)
Yang Liu
2025-08-06
1
-4
/
+4
*
[LA64_DYNAREC] Fixed 66 0F 3A 16 PEXTRD opcode (#2906)
Yang Liu
2025-08-06
1
-1
/
+1
*
[LA64_DYNAREC] Fixed 66 F3 0F B8 POPCNT opcode (#2905)
Yang Liu
2025-08-06
1
-4
/
+5
*
[RV64_DYNAREC] Added 1 more opcode (#2903)
Yang Liu
2025-08-06
2
-1
/
+6
*
[LA64_DYNAREC] Added more opcodes (#2902)
Yang Liu
2025-08-06
6
-1
/
+248
*
[LA64_DYNAREC] Fixed F3 0F 53 RCPSS opcode (#2892)
Yang Liu
2025-08-04
1
-7
/
+3
*
[LA64_DYNAREC] Fixed 66 0F 3A 0F PALIGNR for case where dst==src (#2894)
Yang Liu
2025-08-04
1
-1
/
+1
*
[LA64_DYNAREC] Fixed 66 0F 38 06 PHSUBD opcode (#2893)
Yang Liu
2025-08-04
1
-1
/
+1
*
[LA64_DYNAREC] Fixed 66 0F 3A 21 INSERTPS opcode (#2891)
Yang Liu
2025-08-04
1
-6
/
+4
*
[LA64_DYNAREC] Added and optimized more fastround=0 cases (#2890)
Yang Liu
2025-08-04
2
-15
/
+32
*
[LA64_DYNAREC] Fix some la64 ops. (#2889)
phorcys
2025-08-04
4
-14
/
+32
*
[LA64_DYNAREC] Fixed 66 0F 38 14 BLENDVPS opcode (#2888)
Yang Liu
2025-08-04
1
-1
/
+1
*
[LA64_DYNAREC] Fixed 66 0F 3A 0C/0D BLENDPS/D opcodes (#2887)
Yang Liu
2025-08-04
1
-2
/
+2
*
[LA64_DYNAREC] Fixed a few GETEX usage (#2886)
Yang Liu
2025-08-04
3
-44
/
+44
*
[LA64_DYNAREC] Fixed 0F E2 PSRAD opcode (#2885)
Yang Liu
2025-08-04
1
-3
/
+3
*
[LA64_DYNAREC] Fixed 0F E3 PAVGW opcode (#2884)
Yang Liu
2025-08-04
1
-1
/
+1
*
[LA64_DYNAREC] Add la64 avx bit ops. (#2873)
phorcys
2025-08-04
4
-0
/
+133
*
[LA64_DYNAREC] Fix some la64 avx/sse ops. (#2882)
phorcys
2025-08-02
6
-37
/
+80
*
[RV64_DYNAREC] Fixed scalar version of 66 0F 3A 21 INSERTPS opcode (#2881)
Yang Liu
2025-08-02
1
-1
/
+1
*
[RV64_DYNAREC] Fixed scalar and vector versions of mmx PSRAW/PSRAD (#2880)
Yang Liu
2025-08-02
2
-3
/
+3
*
[RV64_DYNAREC] Fixed some mmx opcodes (#2879)
Yang Liu
2025-08-02
2
-7
/
+13
*
[ARM64_DYNAREC] Fixed PCMPESTRI fastpath SF flag computation (#2876)
Yang Liu
2025-08-01
1
-5
/
+5
*
[ARM64_DYNAREC] Fixed a typo (#2875)
Yang Liu
2025-08-01
1
-1
/
+1
*
[ARM64_DYNAREC] Fixed some edge cases for mmx PSRLQ (#2874)
Yang Liu
2025-08-01
1
-1
/
+3
*
[LA64_DYNAREC] Add la64 avx cvt ops, part 3. (#2869)
phorcys
2025-08-01
5
-0
/
+237
*
[INTERP] Try to improve aligned LOCK CMPXCHG8B opcode
ptitSeb
2025-08-01
7
-1
/
+66
*
[LA64_DYNAREC] Add la64 avx cvt ops, part2. (#2866)
phorcys
2025-08-01
3
-0
/
+158
*
[RV64_DYNAREC] Fixed a typo (#2865)
Yang Liu
2025-07-31
2
-7
/
+9
*
[LA64_DYNAREC] Add la64 avx cvt ops, part1. (#2859)
phorcys
2025-07-31
6
-1
/
+157
*
[LA64_DYNAREC] Add la64 avx cmp ops, part3. TEST ops. (#2857)
phorcys
2025-07-30
4
-11
/
+203
[prev]
[next]