about summary refs log tree commit diff stats
path: root/src (follow)
Commit message (Expand)AuthorAgeFilesLines
* Added 2 more symbols to wrapped libicuucptitSeb2024-03-044-0/+8
* Added a few more libc wrapped functionsptitSeb2024-03-044-2/+19
* [ELFLOADER] Fixes some issue with symbol version matching and unload of faill...ptitSeb2024-03-043-14/+16
* [TRACE] Better trace when trying to run on very low addressptitSeb2024-03-041-0/+3
* Added libstdc++ when loading libGL (only if libgcc_s is already loaded), help...ptitSeb2024-03-041-0/+6
* [LA64_DYNAREC] Added more opcodes (#1321)Yang Liu2024-03-046-1/+281
* Added 64 66 0F 7F opcode ([ARM64_DYNAREC] too) (for #1320)ptitSeb2024-03-042-0/+23
* [LA64_DYNAREC] Added more opcodes and more fixes, SuperHexagon is working (#1...Yang Liu2024-03-0311-97/+535
* [LA64_DYNAREC] Enable co-simulation and fixed an important issue (#1317)Yang Liu2024-03-032-8/+26
* Added a warning on interpreter only build when DynaRec is available (#1316)Yang Liu2024-03-031-3/+8
* [LA64_DYNAREC] Added more and more opcodes (#1314)Yang Liu2024-03-028-15/+571
* [LA64_DYNAREC] Added more opcodes (#1313)Yang Liu2024-03-023-1/+108
* [LA64_DYNAREC] Added CC native call support, fixed call_c (#1312)Yang Liu2024-03-024-26/+163
* [ARM64_DYNAREC] More fixes and optim on IMUL flagsptitSeb2024-03-022-13/+49
* [ARM64_DYNAREC] Fixed flags for 69 opcode, and small optim for 0F AF opcodeptitSeb2024-03-022-37/+36
* [ARM64_DYNAREC] Small optim on some cases of F2 0F 70 opcodeptitSeb2024-03-021-11/+21
* [ARM64_DYNAREC] Small optim on flag computation for 69 opcodeptitSeb2024-03-021-6/+54
* [LA64_DYNAREC] Added more opcodes with CALL/RET optimization (#1310)Yang Liu2024-03-025-1/+159
* [LA64_DYNAREC] Adopt to ARM64 way of CALL/RET optim since there is a dedicate...Yang Liu2024-03-023-10/+5
* [LA64_DYNAREC] Added xSavedSP to emitter for later useptitSeb2024-03-021-0/+1
* [LA64_DYNAREC] Added 70-7F Jcc opcodes, refine printer and some fixes too (#1...Yang Liu2024-03-0212-124/+875
* Added 66 F8/F9 ([ARM64_DYNAREC] too)ptitSeb2024-03-012-0/+20
* [LA64_DYNAREC] Added 1 more opcode and more fixes (#1305)Yang Liu2024-02-296-5/+87
* [LA64_DYNAREC] Added more opcodes and fixed more things (#1304)Yang Liu2024-02-295-19/+45
* [LA64_DYNAREC] Added LBT support to all implemented emit functions and fixed ...Yang Liu2024-02-291-24/+100
* [LA64_DYNAREC] Added basic LBT support, setup xMASK (#1302)Yang Liu2024-02-296-14/+37
* [LA64_DYNAREC] Removed F_OF2 trick as it's unnecessary (#1300)Yang Liu2024-02-294-28/+6
* [LA64_DYNAREC] Added some LBT instructions (#1299)Yang Liu2024-02-291-1/+174
* Added wrapped support for EGL/GLESv2ptitSeb2024-02-2914-99/+700
* [LONGAARCH_DYNAREC] Added 00...05 and 28...2D opcodes (#1297)Haichen Wu2024-02-2916-93/+1122
* [LONGAARCH] Renamed arch to LA64, as LA464 is code name for 3a5000, so that w...ptitSeb2024-02-2828-195/+195
* LARCH64 dynarec (#1295)Haichen Wu2024-02-2823-0/+2335
* Added all wrapped function to libpciptitSeb2024-02-284-34/+55
* Even more slot for X11 callbacksptitSeb2024-02-281-1/+19
* Small change on steam-pressure-vessel emulationptitSeb2024-02-281-0/+4
* [ELFLOADER] Fixed another warningptitSeb2024-02-281-2/+2
* [ELFLOADER] Fixed a warningptitSeb2024-02-281-1/+1
* [RV64_INTERP] Added TSC freq support (#1293)Yang Liu2024-02-283-17/+67
* [RV64_DYNAREC] Fixed RDTSC handling (#1291)Yang Liu2024-02-273-20/+63
* [ANDROID] Small change on my___libc_init signatureptitSeb2024-02-271-1/+1
* Added some more wrapped libm functionsptitSeb2024-02-274-10/+63
* Added 1 more syscallptitSeb2024-02-271-0/+1
* Added empty command 14 to CPUIDptitSeb2024-02-271-0/+11
* [ARM64_DYNAREC] Added FF /3 opcodeptitSeb2024-02-271-0/+41
* [ARM64_DYNAREC] copied code for F0 87 to 87 opcode, as they should behavee th...ptitSeb2024-02-271-5/+9
* [32BITS][ARM64_DYNAREC] Added 67 E0..E3 opcodesptitSeb2024-02-271-0/+60
* [RV64_DYNAREC] Optimized XOR Ew, Gw when Ew == Gw (#1289)xctan2024-02-271-8/+62
* Added some more vulkan extensionsptitSeb2024-02-271-0/+11
* [ARM64_DYNAREC] Added C8 opcode (for CP2077)ptitSeb2024-02-271-1/+25
* [ARM64_DYNAREC] Added 66 F0 01 opcode (for CP2077)ptitSeb2024-02-271-0/+31