about summary refs log tree commit diff stats
path: root/src (follow)
Commit message (Expand)AuthorAgeFilesLines
* [ARM64] Add 1 more case of unaligned device memory access handling, plus bett...ptitSeb2024-05-041-1/+35
* [DYNAREC] Small improvements to atomic functions (#1492)Yang Liu2024-05-046-125/+155
* [LA64_DYNAREC] Added more opcodes (#1491)Yang Liu2024-05-0311-6/+512
* [DYNAREC] Re-introduce a simple HotPage handling, to speedup heavily obfuscat...ptitSeb2024-05-035-3/+36
* [LA64_DYNAREC] Fixed another typo (should fix Celeste)ptitSeb2024-05-031-1/+1
* [LA64_DYNAREC] Added more opcodes (#1490)Yang Liu2024-05-037-16/+296
* [LA64_DYNAREC] Fixed some typosptitSeb2024-05-031-2/+2
* [RV64_DYNAREC] Fixed OF flag computation (#1489)Yang Liu2024-05-031-3/+3
* [LA64_DYNAREC] Added more opcodes (#1488)Yang Liu2024-05-037-1/+216
* [LA64_DYNAREC] Fixing the fix, and leave a comment for future me in case I wa...ptitSeb2024-05-031-3/+4
* [DYNAREC] Stop a block when a unimplemented opcode is foundptitSeb2024-05-021-2/+2
* [LA64_DYNAREC] Fixed some lock assembly helperptitSeb2024-05-022-7/+9
* Added wrapping of libicuuc64 and libicui18n64 (#1487)Yang Liu2024-05-0212-0/+316
* [LA64_DYNAREC] Added more opcodes (#1486)Yang Liu2024-05-025-0/+177
* [TRACE] Remove a trace that might crash when tracingptitSeb2024-05-021-1/+1
* [DYNAREC][32BITS] Fixed and improved 66 prefix opcodes (#1485)Yang Liu2024-05-023-113/+50
* [ARM64_DYNAREC] Added rcr16 / rcl16 emitter, plus some tiny fixes to other ro...ptitSeb2024-05-024-29/+114
* [ARM64_DYNAREC] Some small fixes to rcl8 / rcr8 emittersptitSeb2024-05-021-16/+20
* [RV64_DYNAREC] Remove useless code (#1484)Yang Liu2024-05-021-1/+0
* [RV64_DYNAREC] Added some missing fastnan handling (#1483)Yang Liu2024-05-021-3/+33
* [LA64_DYNAREC] Added more opcodes (#1482)Yang Liu2024-05-014-1/+74
* [LA64_DYNAREC] Added more opcodes (#1481)Yang Liu2024-05-015-0/+171
* Added 1 more wrapped function to waylandclient libptitSeb2024-05-014-1/+5
* [LA64_DYNAREC] Added more opcodes (#1480)Yang Liu2024-05-015-2/+384
* [LA64_DYNAREC] Fixed dynarec infra (#1479)Yang Liu2024-05-019-46/+103
* [RV64_DYNAREC] Optimized F0 0F C7 32bits opcodeptitSeb2024-04-301-15/+11
* [RV64_DYNAREC] Fixed adc32 helperptitSeb2024-04-301-2/+2
* [RV64_DYNAREC] Improved/fixed flag handling (ported from ARM64_DYNAREC)ptitSeb2024-04-308-46/+49
* [RV64_DYNAREC] Fix some x87 flags issueptitSeb2024-04-301-24/+25
* [COSIM] Added thread-safe tests (#1477)Yang Liu2024-04-3018-11/+138
* Fixed wrapped function signature for xcb_image_put (should help #1450)ptitSeb2024-04-304-5/+5
* [ARM64_DYNAREC] Added CE opcodeptitSeb2024-04-301-1/+13
* [ARM64_DYNAREC] Fixed some more issue on x87 handlingptitSeb2024-04-291-1/+7
* [DYNAREC] Allocate Dynarec memory by 2Mb batch, and advise for hugepage if av...ptitSeb2024-04-291-4/+20
* This should fix non-dynarec buildptitSeb2024-04-291-0/+2
* Fixed non-dynarec build by introducing BOX64_JVM to replace BOX64_DYNAREC_JVMptitSeb2024-04-294-5/+18
* Added a way to hide SSE 4.2, as it might slow down things using the string op...ptitSeb2024-04-295-6/+23
* [INTERPRETER] Fixed pcmp[ei]strm opcodesptitSeb2024-04-281-8/+8
* [ARM64_DYNAREC] Some fixes to pcmp[ei]strm opcodesptitSeb2024-04-281-4/+4
* [DYNAREC] Change method to detect dead code in block (fixes Spintires on Wow6...ptitSeb2024-04-283-12/+25
* [ARM64_DYNAREC] Cosmetic change on FCOM helper macroptitSeb2024-04-281-3/+3
* [RV64_DYNAREC] Fixed DIV and IDIV for zero divisor (#1476)xctan2024-04-283-13/+105
* [ARM64_DYNAREC] Added some comment on ARM64 jump conditionptitSeb2024-04-281-0/+17
* Added some comment to x87 sw flagsptitSeb2024-04-281-6/+6
* [TRACE] Added C3..C0 to x87 traceptitSeb2024-04-281-0/+2
* Added 3 more functions on wrapped sdl2 (for VVVVVV)ptitSeb2024-04-271-0/+3
* Fixed my_prepare_thread in dynarec build (#1474)Yang Liu2024-04-271-2/+4
* [LA64_DYNAREC] Added more opcodes (#1473)Yang Liu2024-04-272-0/+157
* Changed how wine prereserve is handled on box64ptitSeb2024-04-272-7/+3
* [DYNAREC] Fix some flag propagation with partial SF_SET/SF_SET_DFptitSeb2024-04-271-5/+1