about summary refs log tree commit diff stats
path: root/src (follow)
Commit message (Expand)AuthorAgeFilesLines
* Removed an optim on TLS, it break things (fix regression on exiting many game...ptitSeb2023-03-181-1/+1
* [RV64_DYNAREC] Added 66 C1 opcodesptitSeb2023-03-182-0/+133
* [RV64_DYNAREC] Added 69 IMUL opcodeptitSeb2023-03-181-0/+33
* [RV64_DYNAREC] Added 0F BF MOVSX opcodeptitSeb2023-03-181-0/+16
* [RV64_DYNAREC] Added 0F BE MOVSX opcodeptitSeb2023-03-181-0/+24
* [RV64_DYNAREC] Added 66 C7 MOV opcodeptitSeb2023-03-181-0/+20
* [RV64_DYNAREC] Added 09 OR opcodeptitSeb2023-03-183-1/+44
* [RV64_DYNAREC] Added D3 /4 /5 SHL opcodeptitSeb2023-03-183-6/+61
* [RV64_DYNAREC] Added D3/7 SAR opcodeptitSeb2023-03-182-0/+27
* [RV64_DYNAREC] Added 99 CDQ opcodeptitSeb2023-03-181-1/+9
* [RV64_DYNAREC] Added 63 MOVSXD opcodeptitSeb2023-03-181-0/+23
* [RV64_DYNAREC] Added 88 MOV opcodeptitSeb2023-03-181-0/+39
* [RV64_DYNAREC] Added 83 /1 OR opcodeptitSeb2023-03-183-4/+48
* [RV64_DYNAREC] Added 0F B6/B7 MOVZX opcodesptitSeb2023-03-181-0/+41
* Added some wrapped libfreetype symbols (for #581)ptitSeb2023-03-174-3/+17
* [RV64_DYNAREC] Added 03 ADD opcode (#582)xctan2023-03-171-0/+9
* [RV64_DYNAREC] Added 2B SUB opcode (#580)xctan2023-03-171-0/+9
* [RV64_DYNAREC] Added 0F AF IMUL opcode (#579)Yang Liu2023-03-172-1/+42
* [RV64_DYNAREC] Added 3B CMP opcode (#578)xctan2023-03-171-0/+10
* [RV64_DYNAREC] Added C1 /(4/6) SHL opcode (#577)Yang Liu2023-03-174-6/+80
* [RV64_DYNAREC] Added some C9 LEAVE opcode (after test01, now test02 fully run...ptitSeb2023-03-161-0/+7
* [RV64_DYNAREC] Added some 66 0F prefixed opcodesptitSeb2023-03-164-2/+185
* [ARM64_DYNAREC] Fixed ARM64 buildptitSeb2023-03-161-0/+2
* [DYNAREC] Fixed RV64 build and moved some functions between common and arch s...ptitSeb2023-03-164-81/+75
* [DYNAREC] Grouped common function in dynarec_native_functions.cptitSeb2023-03-1617-698/+562
* [RV64_DYNAREC] Added 81/83 /4 AND and /6 XOR opcodesptitSeb2023-03-163-4/+127
* [RV64_DYNAREC] Added a bunch of 0F prefixed opcodesptitSeb2023-03-166-20/+330
* [ARM64_DYNAREC] Added FF /2 CALL, /4 JMP and /6 PUSH opcodesptitSeb2023-03-162-0/+82
* [RV64_DYNAREC] Added E9/EB JMP opcodesptitSeb2023-03-161-0/+29
* [ARM64_DYNAREC] Some small cleanupptitSeb2023-03-163-6/+11
* [RV64_DYNAREC] Added 68 PUSH opcode (#575)xctan2023-03-161-1/+15
* [RV64_DYNAREC] Added 98 CWDE opcode (#574)xctan2023-03-161-0/+31
* [RV64_DYNAREC] Added 70-7F Jcc condition jump opcodes, plus a ton of fixes an...ptitSeb2023-03-1613-83/+336
* [RV64_DYNAREC] Added (81/83) /7 CMP opcode (#571)Yang Liu2023-03-165-15/+90
* [RV64_DYNAREC] Added 01 ADD opcode (#573)xctan2023-03-163-3/+89
* [RV64_DYNAREC] Added {C1,D1} /{5,7} opcode and some fixes (#569)xctan2023-03-164-4/+99
* [RV64_DYNAREC] Optimize MOV64 emitter (#572)Yang Liu2023-03-163-41/+48
* [RV64_DYNAREC] Added F3 0F 1E NOP opcode (#570)Yang Liu2023-03-163-3/+76
* [RV64_PRINTER] Added C2/RETN and C3/RET opocde, along with fixes to jmp_to_nextptitSeb2023-03-153-15/+151
* [RV64_DYNAREC] A few more fixes to the printerptitSeb2023-03-151-1/+3
* [RV64_DYNAREC] Update rv64_printer with new reg allocationptitSeb2023-03-151-2/+2
* [RV64_DYNAREC] Added CC (and NativeCall) opcode, and shuffle around some xFla...ptitSeb2023-03-156-24/+84
* [RV64_DYNAREC] Implemented a solutionfor the problematic F_OF flag (use F_OF2...ptitSeb2023-03-156-6/+68
* [RV64_DYNAREC] Added E8 CALL opcode, and fixed some issue with many macrosptitSeb2023-03-156-19/+329
* [RV64_DYNAREC] Added 80 /7 CMP opcode (#567)Yang Liu2023-03-154-11/+120
* [RV64_DYNAREC] Added C6 MOV opcode (#566)Yang Liu2023-03-151-0/+39
* [RV64_DYNAREC] Added 39 CMP opcode and some fixes (#565)Yang Liu2023-03-154-55/+119
* Added 66 0F 38 29 PCMPEQQ opcde ([ARM64_DYNAREC] too) (for #558)ptitSeb2023-03-142-0/+16
* [RV64_DYNAREC] Added {81,83} /0 ADD opcode (#564)xctan2023-03-144-1/+110
* [RV64_DYNAREC] Added 85 TEST opcode (#563)Yang Liu2023-03-143-2/+63