about summary refs log tree commit diff stats
path: root/src (follow)
Commit message (Collapse)AuthorAgeFilesLines
...
* [DYNAREC] Reuse strongmem infra for all backends (#2052)Yang Liu2024-11-21105-636/+302
|
* [RCFILE] More adjustments with new strongmemptitSeb2024-11-201-1/+1
|
* Removed another debug leftoverptitSeb2024-11-201-1/+1
|
* [TRACE] Don't try to decode a bridge if memory is not mapped or un-readableptitSeb2024-11-201-0/+4
|
* Removed a debug leftoverptitSeb2024-11-201-1/+1
|
* [ARM64_DYNAREC] More optimizations on strongmem emulation (#2051)Yang Liu2024-11-202-42/+43
|
* update pressure_vessel function with additional valid BOX86_LD_LIBRARY_PATH ↵theofficialgman2024-11-201-1/+1
| | | | (#2050)
* [ARM64_DYNAREC] Added weakbarrier=2 to disable last write barriers (#2049)Yang Liu2024-11-193-17/+17
|
* [ARM64_DYNAREC] Re-enable weakbarrier for dmb.ishst (#2048)Yang Liu2024-11-191-4/+13
|
* [DYNAREC] Reworked strong memory emulation (#2043)Yang Liu2024-11-1916-200/+571
| | | | | | | | | | | * [ARM64_DYNAREC] Reworked strong memory emulation * Simplify * [RV64,LA64_DYNAREC] Reworked strong memory emulation * forgot this * more tweaks
* [WRAPPER]my_dbus_message_get_args() args type error (#2042)liuli2024-11-195-4/+8
| | | | | * [WRAPPER]my_dbus_message_get_args() args type error * [WRAPPER]my_dbus_message_get_args() args type error
* Improved Signal handling ([ARM4_DYNAREC] too)ptitSeb2024-11-1811-41/+154
|
* [BOX32] Fixed previous commitptitSeb2024-11-181-0/+1
|
* [BOX32] Fixed long double handling on printf like functionsptitSeb2024-11-181-2/+9
|
* [ARM64_DYNAREC] Only propagate native flags if at least 1 opcode consume themptitSeb2024-11-171-7/+14
|
* [WRAPPER] Added last 2 wrapped function for libexpatptitSeb2024-11-174-2/+16
|
* [WRAPPER] Fixed an isue with __iso99_swcanf wrapped functionptitSeb2024-11-171-1/+1
|
* [WRAPPER] Added wrapped libzstd.so.1 support, with new wrapperhelperptitSeb2024-11-179-0/+693
|
* [ARM64_DYNAREC] Cancel native flags when an opcode use native flags not ↵ptitSeb2024-11-171-6/+9
| | | | fully covered by the generated ones
* [DYNAREC] Mark existing block as dirty when re-creating a memory blockptitSeb2024-11-171-2/+11
|
* [TRACE] Use lower case hex on rbtreeptitSeb2024-11-171-6/+6
|
* [WRAPPER] Added 2 more wrapped function to libcrypto.so.3 (for #1271)ptitSeb2024-11-161-2/+2
|
* [WRAPPER][BOX32] Fixed a few wrapped functions (for hl2)ptitSeb2024-11-167-8/+22
|
* [ARM64_DYNAREC] Fixed potential issues with 0F A3/AB/B3/BB opcodesptitSeb2024-11-162-8/+13
|
* [INTERPRETER] Fixed potential issue with 0F A3 opcodeptitSeb2024-11-161-5/+5
|
* [ARM64_DYNAREC] Small optim in emit_sar8c helperptitSeb2024-11-161-2/+1
|
* Expose a few more CPU featuresptitSeb2024-11-161-0/+7
|
* Removed a debug leftoverptitSeb2024-11-161-1/+1
|
* Smal adjustment in singal handling for no-execution errorptitSeb2024-11-162-6/+7
|
* [WRAPPER] Fixed myStackAlignGVariantNew and refined the test too (#2038)Yang Liu2024-11-152-83/+34
|
* [ARM64_DYNAREC] Various fixes and improvments to a few random opcodesptitSeb2024-11-159-68/+161
|
* [DYNAREC] Zero'd upper 32bits of regs when switching to 32bits from 64bitsptitSeb2024-11-151-5/+18
|
* [INTERPRETER] Zero'd upper 32bits of regs when switching to 32bits from 64bitsptitSeb2024-11-151-21/+86
|
* [ARM64_DYNAREC] A few fixes to 8/16bits logic/math opcodesptitSeb2024-11-153-16/+16
|
* [TRACE] More info on signalptitSeb2024-11-151-3/+4
|
* [INTERPRETER] Some cleanup on base logic/math/shift operationsptitSeb2024-11-158-302/+233
|
* Added support for RDMSR, just in caseptitSeb2024-11-152-0/+8
|
* [ARM64_DYNAREC] Try to not call UpdateFlags when switching to a DFNONE state ↵ptitSeb2024-11-1510-3/+39
| | | | but dfnone is not needed
* [ARM64_DYNAREC] Very small change on on emit_rol32c helperptitSeb2024-11-151-1/+1
|
* [RV64_DYNAREC] Added more MMX opcodes for vector (#2037)xctan2024-11-152-0/+119
| | | | | | | | | | | | | * [RV64_DYNAREC] Added 0F 74-76 PCMPEQB/W/D opcodes * [RV64_DYNAREC] Added 0F 64-66 PCMPGTB/W/D opcodes * [RV64_DYNAREC] Added 0F E1-E2 PSRAW/D opcodes * [RV64_DYNAREC] Added 0F 6E MOVD opcode * [RV64_DYNAREC] Added 0F 73 /2 PSRLQ opcode * [RV64_DYNAREC] Added 0F 73 /6 PSLLQ opcode
* [ARM64_DYNAREC] Reworked 8/16/32/64bits TEST opcodesptitSeb2024-11-148-38/+236
|
* [RV64_DYNAREC] Added more MMX opcodes for vector (#2035)xctan2024-11-141-0/+101
| | | | | | | | | | | | | | | | | * [RV64_DYNAREC] Added 0F 68 PUNPCKHBW opcode * [RV64_DYNAREC] Added 0F 69 PUNPCKHWD opcode * [RV64_DYNAREC] Added 0F 6A PUNPCKHDQ opcode * [RV64_DYNAREC] Updated 0F 68-69 PUNPCKHBW/WD opcodes * [RV64_DYNAREC] Added 0F 60 PUNPCKLBW opcode * [RV64_DYNAREC] Added 0F 61 PUNPCKLWD opcode * [RV64_DYNAREC] Added 0F 62 PUNPCKLDQ opcode * [RV64_DYNAREC] Simplified MMX PUNPCK{L,H}{BW,WD,DQ}
* [DYNAREC] Added a experimental BOX64_DYNAREC_WEAKBARRIER option (#2033)Yang Liu2024-11-145-1/+28
| | | | | * [DYNAREC] Added a experimental BOX64_DYNAREC_WEAKBARRIER option * Added it to the RCFILE
* [ARM64_DYNAREC] Refactor 8/16/32/64bits CMP and REP CMPS/SCAS opcodesptitSeb2024-11-144-51/+115
|
* [LA64] Implement convert x64_va_list_t to sysv_varargs for float (#2025) (#2031)Leslie Zhai2024-11-143-3/+101
| | | | | | | | | * [LA64] Implement convert x64_va_list_t to sysv_varargs for float (#2025) * [LA64] Implement myStackAlignGVariantNew (#2025) * [LA64] Limit the log to LOG_DEBUG (#2055) * [LA64] Add missing file (#2025)
* [ARM64_DYNAREC] Some refactor on 8/16/32/64bits SHL/SHR/SAR opcodesptitSeb2024-11-143-79/+67
|
* [ARM64_DYNAREC] Minor change on 16bits neg opcodeptitSeb2024-11-141-2/+0
|
* [ARM64_DYNAREC] Some rework on 8/16/32/64 INC/DEC opcodesptitSeb2024-11-147-81/+36
|
* [ARM64_DYNAREC] Small optim for 8/16/32/64bits adc/sbb opcodesptitSeb2024-11-131-32/+22
|
* [ARM64_DYNAREC] Various small fixes for some 16bits math/logic opcodesptitSeb2024-11-136-36/+35
|