index
:
box64
this commit
fix/trace
main
Unnamed repository; edit this file 'description' to name the repository.
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
(
follow
)
Commit message (
Collapse
)
Author
Age
Files
Lines
...
*
[INTERP] Fixed edge-case for VPERM2[F/I]128 opcodes
ptitSeb
2025-05-01
1
-4
/
+4
|
*
[ARM_DYNAREC] Small improvments to VMASKMOVP[S/D] opcodes
ptitSeb
2025-05-01
1
-100
/
+63
|
*
[INTERP] VMASKMOVP[S/D] opcodes have no register only path
ptitSeb
2025-05-01
1
-0
/
+8
|
*
[ARM64_DYNAREC] Cosmetic change to VGATHER[D/Q]P[D/S] opcodes
ptitSeb
2025-04-30
1
-2
/
+4
|
*
[ARM64_DYNAREC] Small rework on VFMAD*S[S/D] opcodes
ptitSeb
2025-04-30
1
-3
/
+6
|
*
[INTERP] Fixed another instruction name comment
ptitSeb
2025-04-30
1
-1
/
+1
|
*
[ARM64_DYNAREC] Small improvment to VPBROADCAST[B/W] opcodes
ptitSeb
2025-04-30
1
-20
/
+10
|
*
[INTERP] Improved NAN handling on VSUBPD opcode
ptitSeb
2025-04-30
1
-0
/
+4
|
*
[ARM64_DYNAREC] Fixed a potential issue with (V)STMXCSR opcodes
ptitSeb
2025-04-30
2
-2
/
+2
|
*
[ARM64_DYNAREC] Add fastnan=0 handling in (V)SQRTSS opcodes
ptitSeb
2025-04-30
3
-3
/
+27
|
*
[INTERP] Improved NAN handling for some (V)SQRTS[S/D] opcodes
ptitSeb
2025-04-30
4
-2
/
+12
|
*
[INTERP] Improve NAN handling on SQRTPS opcode
ptitSeb
2025-04-30
1
-2
/
+4
|
*
[ARM64_DYNAREC] Switched RSQRTPS to precise instead of aproximate
ptitSeb
2025-04-29
1
-1
/
+8
|
*
[INTERP] Improved (V)RSQRTSS opcodes
ptitSeb
2025-04-29
2
-3
/
+20
|
*
[ARM64_DYNAREC] Switched RPCPS opcode to precise 1/A instead of approximate
ptitSeb
2025-04-29
1
-1
/
+7
|
*
[ARM64_DYNAREC] Small optim on PTEST opcode
ptitSeb
2025-04-29
1
-17
/
+21
|
*
[INTERP] Fixed some more instruction name comments
ptitSeb
2025-04-29
1
-2
/
+2
|
*
[RV64_DYNAREC] Minor optim to 8 bit TEST opcode (#2583)
Yang Liu
2025-04-28
3
-13
/
+18
|
*
[RV64_DYNAREC] Small optimization to LEA opcode (#2582)
Yang Liu
2025-04-28
3
-8
/
+9
|
*
[ARM64_DYNAREC] Mostly cosmetic changes to SSE/AVX packed shift opcodes
ptitSeb
2025-04-28
2
-43
/
+37
|
*
[INTERP] Fixes and improvments to SSE/AVX packed shift opcodes
ptitSeb
2025-04-28
3
-84
/
+40
|
*
[RV64_DYNAREC] Optimized rv64 printer for pseudo and jump instructions (#2581)
Yang Liu
2025-04-28
1
-7
/
+55
|
*
Show Dynarec architecture in version string (#2580)
Yang Liu
2025-04-28
3
-34
/
+43
|
*
[RV64_DYNAREC] Minor adjustment to dynarec_missing=2 (#2578)
Yang Liu
2025-04-28
3
-4
/
+4
|
*
[ARM64_DYNAREC] Small optim for PSIGN[B/W/D] opcodes
ptitSeb
2025-04-27
2
-33
/
+27
|
*
[ARM64_DYNAREC] Some work on UD flags on (66) F3 0F BC/BD opcodes
ptitSeb
2025-04-27
2
-16
/
+64
|
*
[ARM64_DYNAREC] More work on UD flags for (66) F3 0F BC/BD opcodes
ptitSeb
2025-04-27
2
-4
/
+60
|
*
[ARM64_DYNAREC] Minor fox to F6 /7 opcode
ptitSeb
2025-04-27
1
-1
/
+1
|
*
[INTERP] More work on UD flags
ptitSeb
2025-04-27
5
-13
/
+65
|
*
[INTERP] Fixed some potential issue with LOCK ADC/SBB on Dynarec build
ptitSeb
2025-04-27
1
-15
/
+23
|
*
[INTERP] Added 66 F3 0F BC opcode
ptitSeb
2025-04-27
1
-0
/
+33
|
*
[WRAPPER] Reworked libssh2 wrapping, to make it more complete
ptitSeb
2025-04-27
7
-7
/
+418
|
*
[ELFLOADER] Fixed an issue were fail to load a library might endup unloading ↵
ptitSeb
2025-04-27
1
-6
/
+0
|
|
|
|
used libraries
*
[ELFLOADER] Added lib loading/unloading logs to DLSYM_ERROR
ptitSeb
2025-04-27
2
-6
/
+13
|
*
[RCFILE] Fixed BOX64_ROLLING_LOG not being a boolean but an integer value
ptitSeb
2025-04-27
1
-1
/
+1
|
*
[ARM64_DYNAREC] Refactored (V)PSHUFD opcodes
ptitSeb
2025-04-26
2
-111
/
+183
|
*
[INTERP] Cosmetic change to VPSHUFD opocde
ptitSeb
2025-04-26
1
-1
/
+1
|
*
[WRAPPER] Fixed some potential sagfault on my_backtrace wrapped function
ptitSeb
2025-04-26
1
-0
/
+6
|
*
[ARM64_DYNAREC] Allow shift with saturation on (V)PMULH(U)W because it will ↵
ptitSeb
2025-04-26
3
-10
/
+5
|
|
|
|
never saturate
*
[ARM64_DYNAREC] Small fix for edge cases on (V)PMULHUW opcodes
ptitSeb
2025-04-26
3
-8
/
+10
|
*
[WRAPPER] Added some missing function to wrapped libgio-2 (for #2575)
ptitSeb
2025-04-26
7
-2
/
+34
|
*
[ARM64_DYNAREC] Fixed (rarely used) some edge case for (V)PMULHRSW opcode ↵
ptitSeb
2025-04-25
5
-4
/
+67
|
|
|
|
(and improved tests)
*
[ARM64_DYNAREC] Small optim on some 256bits VPMOV[S/Z]X* opcodes
ptitSeb
2025-04-25
1
-22
/
+14
|
*
[ARM64_DYNAREC] Allow bigger block to be built
ptitSeb
2025-04-25
2
-3
/
+5
|
*
[ARM64_DYNAREC] Minor change, (V)PMOVMSKB is only valid on register, not memory
ptitSeb
2025-04-25
2
-39
/
+47
|
*
[INTERP] Another fix for a opcode name in comment
ptitSeb
2025-04-25
1
-1
/
+1
|
*
[INTERP] Fixed a small issue where VPCMP[E/I]STRM would not wipe upper ↵
ptitSeb
2025-04-25
1
-2
/
+2
|
|
|
|
128bits of ymm0
*
[ARM64_DYNAREC] Fixed a potential issue with PCMPEQQ opcodes, and many ↵
ptitSeb
2025-04-25
1
-63
/
+63
|
|
|
|
missing space in instruction name
*
[ARM64_DYNAREC] Improved and fixed software fallback for (V)PCLMULQDQ opcodes
ptitSeb
2025-04-24
2
-37
/
+24
|
*
[ARM64_DYNAREC] Some optimisation to some (V)(P)BLEND* opcodes
ptitSeb
2025-04-24
2
-63
/
+21
|
[prev]
[next]