summary refs log tree commit diff stats
path: root/results/classifier/deepseek-2/output/hypervisor/1815078
diff options
context:
space:
mode:
Diffstat (limited to 'results/classifier/deepseek-2/output/hypervisor/1815078')
-rw-r--r--results/classifier/deepseek-2/output/hypervisor/181507822
1 files changed, 22 insertions, 0 deletions
diff --git a/results/classifier/deepseek-2/output/hypervisor/1815078 b/results/classifier/deepseek-2/output/hypervisor/1815078
new file mode 100644
index 00000000..039f9d78
--- /dev/null
+++ b/results/classifier/deepseek-2/output/hypervisor/1815078
@@ -0,0 +1,22 @@
+
+Qemu 3.1.0 risc-v mie.MEIE
+
+Hello all,
+
+There is a bug in qemu for Risc-v, related to the mie register: when we try to set the MEIE bit (11) nothing is done, even when we are running at machine mode.
+
+Li   a0 , 1 << 11
+Csrs mie , a0
+
+And when we read mie it is as though nothing was done.
+
+Going through the qemu source code I was able to correct it: on file op_helper.c, line 94, the variable all_ints should be initialized with:
+
+uint64_t all_ints = delegable_ints | MIP_MSIP | MIP_MTIP | MIP_MEIP;
+
+That is, the MIP_MEIP was missing.
+
+I've successfully triggered uart interrupts with this patch (virt machine).
+
+All the best,
+Pharos team
\ No newline at end of file