summary refs log tree commit diff stats
path: root/linux-user/riscv/cpu_loop.c
diff options
context:
space:
mode:
authorRichard Henderson <richard.henderson@linaro.org>2022-01-07 13:32:36 -0800
committerLaurent Vivier <laurent@vivier.eu>2022-01-11 18:40:44 +0100
commit0a3336f6fd7b38d058044504758eef49aa9b03eb (patch)
tree69ad3fe69753d873f55df00944cabb337163c6f9 /linux-user/riscv/cpu_loop.c
parent6f3533dd1b6afbce8d215bb89027fa5b7caa4168 (diff)
downloadfocaccia-qemu-0a3336f6fd7b38d058044504758eef49aa9b03eb.tar.gz
focaccia-qemu-0a3336f6fd7b38d058044504758eef49aa9b03eb.zip
target/mips: Extract trap code into env->error_code
Simplify cpu_loop by doing all of the decode in translate.

Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <20220107213243.212806-18-richard.henderson@linaro.org>
Signed-off-by: Laurent Vivier <laurent@vivier.eu>
Diffstat (limited to 'linux-user/riscv/cpu_loop.c')
0 files changed, 0 insertions, 0 deletions