summary refs log tree commit diff stats
path: root/python/qemu/utils/accel.py
diff options
context:
space:
mode:
authorPeter Maydell <peter.maydell@linaro.org>2021-06-17 13:15:47 +0100
committerPeter Maydell <peter.maydell@linaro.org>2021-06-21 16:49:38 +0100
commit0f0f2bd54817ffad1ccb15dd0fb3adf2db1ec394 (patch)
tree10c016dd47ac90c511dd558f5e2f4e2efc9c18bd /python/qemu/utils/accel.py
parent2fc6b7510c6859478264b7402ba01dbee86b7e46 (diff)
downloadfocaccia-qemu-0f0f2bd54817ffad1ccb15dd0fb3adf2db1ec394.tar.gz
focaccia-qemu-0f0f2bd54817ffad1ccb15dd0fb3adf2db1ec394.zip
target/arm: Implement MVE VCLZ
Implement the MVE VCLZ insn (and the necessary machinery
for MVE 1-input vector ops).

Note that for non-load instructions predication is always performed
at a byte level granularity regardless of element size (R_ZLSJ),
and so the masking logic here differs from that used in the VLDR
and VSTR helpers.

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20210617121628.20116-4-peter.maydell@linaro.org
Diffstat (limited to 'python/qemu/utils/accel.py')
0 files changed, 0 insertions, 0 deletions