summary refs log tree commit diff stats
path: root/hw/mem/cxl_type3.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* hw/cxl/device: Add Flex Bus Port DVSECIra Weiny2022-12-211-0/+11
* hw/mem/cxl-type3: Add CXL CDAT Data Object ExchangeHuai-Cheng Kuo2022-11-071-0/+255
* hw/mem/cxl-type3: Add MSIX supportJonathan Cameron2022-11-071-0/+9
* mem/cxl-type3: Add sn option to provide serial number for PCI ecapJonathan Cameron2022-10-091-1/+13
* mem/cxl_type3: fix GPF DVSECTong Zhang2022-09-291-1/+1
* mem/cxl_type3: Add read and write functions for associated hostmem.Jonathan Cameron2022-05-131-0/+91
* hw/cxl/device: Implement get/set Label Storage Area (LSA)Ben Widawsky2022-05-131-1/+55
* hw/cxl/device: Plumb real Label Storage Area (LSA) sizingBen Widawsky2022-05-131-0/+9
* hw/cxl/device: Implement MMIO HDM decoding (8.2.5.12)Ben Widawsky2022-05-131-0/+55
* hw/cxl/device: Add a memory device (8.2.8.5)Ben Widawsky2022-05-131-0/+162