| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | hw/cxl: Standardize all references on CXL r3.1 and minor updates | Jonathan Cameron | 2024-02-14 | 1 | -2/+2 |
| * | hw/pci-bridge/cxl_downstream: Set default link width and link speed | Jonathan Cameron | 2023-11-07 | 1 | -0/+14 |
| * | hw/cxl/mbox: Add Physical Switch Identify command. | Jonathan Cameron | 2023-11-07 | 1 | -3/+1 |
| * | hw/cxl: CXLDVSECPortExtensions renamed to CXLDVSECPortExt | Jonathan Cameron | 2023-11-07 | 1 | -1/+1 |
| * | hw/pci: spelling fixes | Michael Tokarev | 2023-09-20 | 1 | -1/+1 |
| * | hw/pci-bridge/cxl_downstream: Fix type naming mismatch | Jonathan Cameron | 2023-03-02 | 1 | -1/+1 |
| * | pci: drop redundant PCIDeviceClass::is_bridge field | Igor Mammedov | 2022-12-21 | 1 | -1/+0 |
| * | pci-bridge/cxl_downstream: Add a CXL switch downstream port | Jonathan Cameron | 2022-06-16 | 1 | -0/+249 |