summary refs log tree commit diff stats
path: root/target/avr/cpu.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* hw, target: Add ResetType argument to hold and exit phase methodsPeter Maydell2024-04-251-2/+2
* target/avr: Prefer fast cpu_env() over slower CPU QOM cast macroPhilippe Mathieu-Daudé2024-03-121-20/+7
* target: Replace CPU_GET_CLASS(cpu -> obj) in cpu_reset_hold() handlerPhilippe Mathieu-Daudé2024-03-121-1/+1
* gdbstub: Infer number of core registers from XMLAkihiko Odaki2024-02-281-1/+0
* target/avr: Populate CPUClass.mmu_indexRichard Henderson2024-02-031-0/+6
* include/qemu: Add TCGCPUOps typedef to typedefs.hRichard Henderson2024-01-291-1/+1
* target/avr: Use generic cpu_list()Gavin Shan2024-01-051-15/+0
* cpu: Call object_class_dynamic_cast() once in cpu_class_by_name()Philippe Mathieu-Daudé2024-01-051-7/+1
* hw/avr/atmega: Fix wrong initial value of stack pointerGihun Nam2023-11-281-1/+9
* hw/cpu: Call object_class_is_abstract() once in cpu_class_by_name()Philippe Mathieu-Daudé2023-11-071-2/+1
* accel/tcg: Remove cpu_set_cpustate_pointersRichard Henderson2023-10-041-2/+0
* target/*: Add instance_align to all cpu base classesRichard Henderson2023-10-031-0/+1
* target/*: Add missing includes of tcg/debug-assert.hRichard Henderson2023-06-051-0/+1
* target/avr: Replace `tb_pc()` with `tb->pc`Anton Johansson2023-03-011-1/+2
* target/avr: Convert to 3-phase resetPeter Maydell2022-12-161-4/+9
* target/avr: Convert to tcg_ops restore_state_to_opcRichard Henderson2022-10-261-0/+11
* accel/tcg: Introduce tb_pc and log_pcRichard Henderson2022-10-041-1/+1
* hw/core: Add CPUClass.get_pcRichard Henderson2022-10-041-0/+8
* target/avr: Drop avr_cpu_memory_rw_debug()Bin Meng2022-06-201-1/+0
* target/avr: Remove pointless use of CONFIG_USER_ONLY definitionPhilippe Mathieu-Daudé2021-09-141-3/+0
* target/avr: Implement gdb_adjust_breakpointRichard Henderson2021-07-211-0/+1
* hw/core: Constify TCGCPUOpsRichard Henderson2021-05-261-1/+1
* cpu: Move CPUClass::get_phys_page_debug to SysemuCPUOpsPhilippe Mathieu-Daudé2021-05-261-1/+1
* cpu: Introduce SysemuCPUOps structurePhilippe Mathieu-Daudé2021-05-261-0/+6
* cpu: Move AVR target vmsd field from CPUClass to DeviceClassPhilippe Mathieu-Daudé2021-05-261-1/+1
* cpu: Rename CPUClass vmsd -> legacy_vmsdPhilippe Mathieu-Daudé2021-05-261-1/+1
* target/avr/cpu: Use device_class_set_parent_realize()Philippe Mathieu-Daudé2021-02-201-3/+1
* cpu: tcg_ops: move to tcg-cpu-ops.h, keep a pointer in CPUClassClaudio Fontana2021-02-051-5/+14
* cpu: move cc->do_interrupt to tcg_opsClaudio Fontana2021-02-051-1/+1
* cpu: Move tlb_fill to tcg_opsEduardo Habkost2021-02-051-1/+1
* cpu: Move cpu_exec_* to tcg_opsEduardo Habkost2021-02-051-1/+1
* cpu: Move synchronize_from_tb() to tcg_opsEduardo Habkost2021-02-051-1/+1
* cpu: Introduce TCGCpuOperations structEduardo Habkost2021-02-051-1/+1
* tcg: Make tb arg to synchronize_from_tb constRichard Henderson2021-01-071-1/+2
* target/avr/cpu: Fix $PC displayed addressPhilippe Mathieu-Daudé2020-07-111-1/+1
* target/avr/cpu: Drop tlb_flush() in avr_cpu_reset()Philippe Mathieu-Daudé2020-07-111-2/+0
* target/avr: Add support for disassembling via option '-d in_asm'Michael Rolnik2020-07-111-1/+1
* target/avr: Add definitions of AVR core typesMichael Rolnik2020-07-101-0/+151
* target/avr: CPU class: Add GDB supportMichael Rolnik2020-07-101-0/+4
* target/avr: CPU class: Add migration supportMichael Rolnik2020-07-101-0/+1
* target/avr: CPU class: Add memory management supportMichael Rolnik2020-07-101-0/+3
* target/avr: CPU class: Add interrupt handling supportMichael Rolnik2020-07-101-0/+2
* target/avr: Introduce basic CPU class objectMichael Rolnik2020-07-101-0/+207