summary refs log tree commit diff stats
path: root/target/i386/cpu.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* target/i386/cpu: Remove "x86" prefix from the CPU listThomas Huth2024-04-291-1/+1
* hw, target: Add ResetType argument to hold and exit phase methodsPeter Maydell2024-04-251-2/+2
* target/i386/cpu: Merge the warning and error messages for AMD HT checkZhao Liu2024-04-231-3/+3
* target/i386/cpu: Consolidate the use of warn_report_once()Zhao Liu2024-04-231-8/+5
* target/i386: Export RFDS bit to guestsPawan Gupta2024-04-231-2/+2
* target/i386: Add new CPU model SierraForestTao Su2024-04-231-0/+126
* target/i386: Introduce Icelake-Server-v7 to enable TSXZhenzhong Duan2024-04-231-0/+10
* target/i386: add guest-phys-bits cpu propertyGerd Hoffmann2024-04-181-0/+22
* target/i386: fix direction of "32-bit MMU" testPaolo Bonzini2024-03-181-1/+1
* target: Replace CPU_GET_CLASS(cpu -> obj) in cpu_reset_hold() handlerPhilippe Mathieu-Daudé2024-03-121-7/+7
* Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into stagingPeter Maydell2024-02-281-3/+6
|\
| * target/i386: Fix physical address truncationPaolo Bonzini2024-02-281-1/+1
| * target/i386: use separate MMU indexes for 32-bit accessesPaolo Bonzini2024-02-281-4/+7
* | gdbstub: Infer number of core registers from XMLAkihiko Odaki2024-02-281-2/+0
|/
* target/i386: do not filter processor tracing features except on KVMPaolo Bonzini2024-02-231-1/+10
* target/i386: Add support of KVM_FEATURE_ASYNC_PF_VMEXIT for guestXiaoyao Li2024-02-161-1/+1
* i386/cpu: Mask with XCR0/XSS mask for FEAT_XSAVE_XCR0_HI and FEAT_XSAVE_XSS_H...Xiaoyao Li2024-02-161-2/+2
* i386/cpu: Clear FEAT_XSAVE_XSS_LO/HI leafs when CPUID_EXT_XSAVE is not availableXiaoyao Li2024-02-161-0/+2
* target/i386/cpu: Fix typo in commentBernhard Beschow2024-02-141-1/+1
* apic, i386/tcg: add x2apic transitionsBui Quang Minh2024-02-141-4/+5
* include/exec: Implement cpu_mmu_index genericallyRichard Henderson2024-02-031-1/+1
* target/i386: Populate CPUClass.mmu_indexRichard Henderson2024-02-031-0/+10
* accel: Do not set CPUState::tcg_cflags in non-TCG accelsPhilippe Mathieu-Daudé2024-01-191-1/+1
* target: Use generic cpu_model_from_type()Gavin Shan2024-01-051-2/+1
* target/i386: implement CMPccXADDPaolo Bonzini2023-12-291-1/+1
* target: Restrict 'sysemu/reset.h' to system emulationPhilippe Mathieu-Daudé2023-12-201-1/+1
* target/i386/cpu: Improve error message for property "vendor"Markus Armbruster2023-11-171-1/+2
* system/cpus: Fix CPUState.nr_cores' calculationZhuocheng Ding2023-11-071-5/+4
* target/i386: check CPUID_PAE to determine 36 bit processor address spaceAni Sinha2023-10-251-1/+1
* target/i386: implement SHA instructionsPaolo Bonzini2023-10-251-1/+1
* target/i386/cpu: Fix CPUID_HT exposureXiaoyao Li2023-10-171-0/+1
* hw/core/cpu: Return static value with gdb_arch_name()Akihiko Odaki2023-10-111-3/+3
* target/i386: Check for USER_ONLY definition instead of SOFTMMU onePhilippe Mathieu-Daudé2023-10-071-1/+1
* sysemu/kvm: Restrict hvf_get_supported_cpuid() to x86 targetsPhilippe Mathieu-Daudé2023-10-071-0/+1
* accel/tcg: Remove cpu_set_cpustate_pointersRichard Henderson2023-10-041-1/+0
* target/*: Add instance_align to all cpu base classesRichard Henderson2023-10-031-0/+1
* target/i386/cpu: avoid shadowed local variablesPaolo Bonzini2023-09-261-1/+2
* Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into stagingStefan Hajnoczi2023-09-251-1/+2
|\
| * target/i386: Export GDS_NO bit to guestsPawan Gupta2023-09-211-1/+1
| * target/i386: enumerate bit 56 of MSR_IA32_VMX_BASICPaolo Bonzini2023-09-211-0/+1
* | i386: spelling fixesMichael Tokarev2023-09-201-2/+2
|/
* target/i386: Call accel-agnostic x86_cpu_get_supported_cpuid()Philippe Mathieu-Daudé2023-09-131-16/+16
* target/i386: Drop accel_uses_host_cpuid before x86_cpu_get_supported_cpuidPhilippe Mathieu-Daudé2023-09-131-6/+4
* target/i386: Check kvm_hyperv_expand_features() return valuePhilippe Mathieu-Daudé2023-09-131-2/+2
* target/i386: Add support for AMX-COMPLEX in CPUID enumerationTao Su2023-09-011-1/+1
* target/i386: add support for VMX_SECONDARY_EXEC_ENABLE_USER_WAIT_PAUSEAke Koomsin2023-08-281-1/+5
* target/i386: Add new CPU model GraniteRapidsTao Su2023-07-071-0/+136
* target/i386: Add few security fix bits in ARCH_CAPABILITIES into SapphireRapi...Lei Wang2023-07-071-2/+11
* target/i386: Add support for MCDT_NO in CPUID enumerationTao Su2023-07-071-0/+26
* target/i386: Adjust feature level according to FEAT_7_1_EDXTao Su2023-07-071-0/+1