summary refs log tree commit diff stats
path: root/accel/tcg/cputlb.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* exec: Move CPUTLBEntry helpers to cputlb.cPhilippe Mathieu-Daudé2024-04-261-0/+51
* exec: Reduce tlb_set_dirty() declaration scopePhilippe Mathieu-Daudé2024-04-261-1/+1
* accel/tcg: Add TLB_CHECK_ALIGNEDRichard Henderson2024-03-051-3/+27
* accel/tcg: Add tlb_fill_flags to CPUTLBEntryFullRichard Henderson2024-03-051-4/+1
* tcg: Avoid double lock if page tables happen to be in mmio memory.Jonathan Cameron2024-02-291-24/+10
* include/exec: Change cpu_mmu_index argument to CPUStateRichard Henderson2024-02-031-9/+13
* Replace "iothread lock" with "BQL" in commentsStefan Hajnoczi2024-01-081-2/+2
* system/cpus: rename qemu_mutex_lock_iothread() to bql_lock()Stefan Hajnoczi2024-01-081-8/+8
* accel/tcg: Forward probe size on to notdirty_writeJessica Clarke2023-11-141-4/+7
* accel/tcg: Declare tcg_flush_jmp_cache() in 'exec/tb-flush.h'Philippe Mathieu-Daudé2023-11-071-0/+1
* accel/tcg: Fix condition for store_atom_insert_al16Richard Henderson2023-11-061-1/+1
* accel/tcg: Move HMP info jit and info opcount codeRichard Henderson2023-11-061-15/+0
* accel/tcg: Make cpu-exec-common.c a target agnostic unitPhilippe Mathieu-Daudé2023-10-041-0/+1
* accel/tcg: Rename target-specific 'internal.h' -> 'internal-target.h'Philippe Mathieu-Daudé2023-10-041-1/+1
* accel/tcg: move ld/st helpers to ldst_common.c.incAnton Johansson2023-10-041-214/+0
* accel/tcg: Unify user and softmmu do_[st|ld]*_mmu()Anton Johansson2023-10-041-5/+11
* accel/tcg: Use CPUState in atomicity helpersAnton Johansson2023-10-041-10/+10
* accel/tcg: Modify atomic_mmu_lookup() to use CPUStateAnton Johansson2023-10-041-13/+13
* accel/tcg: Modify memory access functions to use CPUStateAnton Johansson2023-10-041-177/+171
* accel/tcg: Modify probe_access_internal() to use CPUStateAnton Johansson2023-10-041-23/+23
* accel/tcg: Modify tlb_*() to use CPUStateAnton Johansson2023-10-041-116/+104
* accel/tcg: Replace CPUState.env_ptr with cpu_env()Richard Henderson2023-10-041-10/+10
* accel/tcg: Move can_do_io to CPUNegativeOffsetStateRichard Henderson2023-10-031-1/+1
* accel/tcg: Introduce do_st16_mmio_leNRichard Henderson2023-09-161-30/+58
* accel/tcg: Introduce do_ld16_mmio_beNRichard Henderson2023-09-161-32/+59
* accel/tcg: Merge io_writex into do_st_mmio_leNRichard Henderson2023-09-161-51/+29
* accel/tcg: Merge io_readx into do_ld_mmio_beNRichard Henderson2023-09-161-54/+30
* accel/tcg: Replace direct use of io_readx/io_writex in do_{ld,st}_1Richard Henderson2023-09-161-2/+4
* accel/tcg: Merge cpu_transaction_failed into io_failedRichard Henderson2023-09-161-20/+13
* plugin: Simplify struct qemu_plugin_hwaddrRichard Henderson2023-09-161-7/+9
* accel/tcg: Use CPUTLBEntryFull.phys_addr in io_failedRichard Henderson2023-09-161-8/+4
* accel/tcg: Split out io_prepare and io_failedRichard Henderson2023-09-161-31/+44
* accel/tcg: Simplify tlb_plugin_lookupRichard Henderson2023-09-161-56/+23
* accel/tcg: Fix the comment for CPUTLBEntryFullLIU Zhiwei2023-09-151-4/+7
* accel/tcg: Update run_on_cpu_data static assertAnton Johansson2023-08-241-2/+3
* accel/tcg: Widen address arg in tlb_compare_set()Anton Johansson2023-08-241-1/+1
* include/exec: Replace target_ulong with abi_ptr in cpu_[st|ld]*()Anton Johansson2023-08-241-5/+5
* accel/tcg: Call save_iotlb_data from io_readx as wellMikhail Tyutin2023-08-061-15/+21
* accel/tcg: Do not issue misaligned i/oRichard Henderson2023-08-051-46/+72
* accel/tcg: Issue wider aligned i/o in do_{ld,st}_mmio_*Richard Henderson2023-08-051-7/+69
* accel/tcg: Adjust parameters and locking with do_{ld,st}_mmio_*Richard Henderson2023-08-051-33/+34
* accel/tcg: Zero-pad vaddr in tlb_debug outputAnton Johansson2023-07-241-10/+10
* tcg: Use HAVE_CMPXCHG128 instead of CONFIG_CMPXCHG128Richard Henderson2023-07-151-1/+1
* plugins: force slow path when plugins instrument memory opsAlex Bennée2023-07-031-7/+34
* accel/tcg: Move TLB_WATCHPOINT to TLB_SLOW_FLAGS_MASKRichard Henderson2023-06-261-4/+14
* accel/tcg: Store some tlb flags in CPUTLBEntryFullRichard Henderson2023-06-261-39/+57
* tcg: Add host memory barriers to cpu_ldst.h interfacesRichard Henderson2023-06-261-0/+10
* accel/tcg: Replace target_ulong with vaddr in *_mmu_lookup()Anton Johansson2023-06-261-3/+3
* accel: Replace target_ulong with vaddr in probe_*()Anton Johansson2023-06-261-6/+6
* accel/tcg: Widen pc to vaddr in CPUJumpCacheAnton Johansson2023-06-261-1/+1