summary refs log tree commit diff stats
path: root/hw/intc/arm_gicv3_common.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* hw/intc/arm_gicv3: Introduce a 'first-cpu-index' propertyFrancisco Iglesias2025-10-071-1/+2
* hw/arm: Allow setting KVM vGIC maintenance IRQHaibo Xu2025-07-101-0/+1
* qom: Make InterfaceInfo[] uses constPhilippe Mathieu-Daudé2025-04-251-1/+1
* qom: Have class_init() take a const data argumentPhilippe Mathieu-Daudé2025-04-251-1/+1
* Merge tag 'exec-20241220' of https://github.com/philmd/qemu into stagingStefan Hajnoczi2024-12-211-1/+1
|\
| * include: Rename sysemu/ -> system/Philippe Mathieu-Daudé2024-12-201-1/+1
* | include/hw/qdev-properties: Remove DEFINE_PROP_END_OF_LISTRichard Henderson2024-12-191-1/+0
|/
* hw/intc: Constify all PropertyRichard Henderson2024-12-151-1/+1
* hw, target: Add ResetType argument to hold and exit phase methodsPeter Maydell2024-04-251-1/+1
* hw/intc/arm_gicv3: Implement NMI interrupt priorityJinjie Ruan2024-04-251-0/+3
* hw/intc/arm_gicv3: Add irq non-maskable propertyJinjie Ruan2024-04-251-0/+38
* hw/intc/arm_gicv3: Add has-nmi property to GICv3 deviceJinjie Ruan2024-04-251-0/+1
* hw/intc/arm_gicv3: Add external IRQ lines for NMIJinjie Ruan2024-04-251-0/+6
* hw/intc: Constify VMStateRichard Henderson2023-12-291-8/+8
* hw/intc/arm_gic: Un-inline GIC*/ITS class_name() helpersPhilippe Mathieu-Daudé2023-06-281-0/+14
* hw/intc: Convert TYPE_ARM_GICV3_COMMON to 3-phase resetPeter Maydell2022-12-151-3/+4
* hw/intc/arm_gicv3: Use correct number of priority bits for the CPUPeter Maydell2022-05-191-0/+5
* hw/intc/arm_gicv3: Allow 'revision' property to be set to 4Peter Maydell2022-04-221-5/+7
* hw/intc/arm_gicv3: Update ID and feature registers for GICv4Peter Maydell2022-04-221-2/+5
* hw/intc/arm_gicv3_cpuif: Support vLPIsPeter Maydell2022-04-221-0/+1
* hw/intc/arm_gicv3: Implement new GICv4 redistributor registersPeter Maydell2022-04-221-0/+22
* hw/intc/arm_gicv3: Implement GICv4's new redistributor framePeter Maydell2022-04-221-1/+1
* hw/intc/arm_gicv3: Keep pointers to every connected ITSPeter Maydell2022-04-221-0/+2
* hw/intc/arm_gicv3: Insist that redist region capacity matches CPU countPeter Maydell2022-04-221-2/+2
* hw/intc/arm_gicv3: Sanity-check num-cpu propertyPeter Maydell2022-04-221-0/+4
* hw/intc/arm_gicv3: Set GICR_CTLR.CES if LPIs are supportedPeter Maydell2022-01-281-0/+4
* hw/intc/arm_gicv3: Initialise dma_as in GIC, not ITSPeter Maydell2022-01-281-0/+5
* hw/intc/arm_gicv3: Support multiple redistributor regionsPeter Maydell2021-11-151-4/+11
* hw/intc/arm_gicv3: Set GICR_TYPER.Last correctly when nb_redist_regions > 1Peter Maydell2021-11-151-5/+12
* hw/intc/arm_gicv3: Move checking of redist-region-count to arm_gicv3_common_r...Peter Maydell2021-11-151-13/+13
* hw/intc: GICv3 redistributor ITS processingShashi Mallela2021-09-131-0/+1
* hw/intc: GICv3 ITS Feature enablementShashi Mallela2021-09-131-0/+12
* qdev: set properties with device_class_set_props()Marc-André Lureau2020-01-241-1/+1
* hw/core: Move cpu.c, cpu.h from qom/ to hw/core/Markus Armbruster2019-08-211-1/+1
* Include hw/qdev-properties.h lessMarkus Armbruster2019-08-161-0/+1
* Include migration/vmstate.h lessMarkus Armbruster2019-08-161-0/+1
* Include qemu/module.h where needed, drop it from qemu-common.hMarkus Armbruster2019-06-121-0/+1
* hw/intc/arm_gicv3_common: Move gicd shift bug handling to gicv3_post_loadPeter Maydell2018-08-061-40/+37
* hw/intc/arm_gicv3_common: Move post_load hooks to top-level VMSDPeter Maydell2018-08-061-4/+4
* hw/intc/arm_gicv3_common: Combine duplicate .subsections in vmstate_gicv3_cpuPeter Maydell2018-08-061-3/+0
* hw/intc/arm_gicv3_common: Give no-migration-shift-bug subsection a needed fun...Peter Maydell2018-08-061-0/+6
* hw/intc/arm_gicv3: Introduce redist-region-count array propertyEric Auger2018-06-221-5/+33
* arm_gicv3_kvm: kvm_dist_get/put: skip the registers banked by GICRShannon Zhao2018-06-081-0/+79
* migration: pre_save return intDr. David Alan Gilbert2017-09-271-1/+3
* arm: use get_uint() for "mp-affinity" propertyMarc-André Lureau2017-06-201-1/+1
* hw/intc/arm_gicv3_its: Allow save/restoreEric Auger2017-06-131-0/+1
* target-arm: Add GICv3CPUState in CPUARMState structVijaya Kumar K2017-02-281-0/+2
* hw/intc/arm_gicv3_kvm: Add ICC_SRE_EL1 register to vmstateVijaya Kumar K2017-02-281-0/+36
* hw/intc/gicv3: Add data fields for virtualization supportPeter Maydell2017-01-201-0/+25
* hw/intc/arm_gicv3: Add external IRQ lines for VIRQ and VFIQPeter Maydell2017-01-201-0/+6