summary refs log tree commit diff stats
path: root/hw/intc/xive.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* ppc/xive: Split need_resend into restore_nvpNicholas Piggin2025-07-211-12/+12
* ppc/xive2: Implement PHYS ring VP push TIMA opNicholas Piggin2025-07-211-0/+2
* ppc/xive2: Implement POOL LGS push TIMA opNicholas Piggin2025-07-211-0/+8
* ppc/xive2: Implement set_os_pending TIMA opNicholas Piggin2025-07-211-0/+2
* ppc/xive2: Implement pool context push TIMA opNicholas Piggin2025-07-211-0/+4
* ppc/xive: Check TIMA operations validityNicholas Piggin2025-07-211-81/+115
* ppc/xive: Redistribute phys after pulling of pool contextNicholas Piggin2025-07-211-0/+3
* ppc/xive: Assert group interrupts were redistributedNicholas Piggin2025-07-211-0/+2
* ppc/xive: Add xive_tctx_pipr_set() helper functionNicholas Piggin2025-07-211-28/+11
* ppc/xive: tctx_accept only lower irq line if an interrupt was presentedNicholas Piggin2025-07-211-2/+1
* ppc/xive: tctx signaling registers reworkNicholas Piggin2025-07-211-52/+60
* ppc/xive: Split xive recompute from IPB functionNicholas Piggin2025-07-211-3/+22
* ppc/xive: Fix high prio group interrupt being preempted by low prio VPNicholas Piggin2025-07-211-1/+17
* ppc/xive: Add xive_tctx_pipr_present() to present new interruptNicholas Piggin2025-07-211-1/+7
* ppc/xive: Change presenter .match_nvt to match not presentNicholas Piggin2025-07-211-33/+18
* ppc/xive2: redistribute irqs for pool and phys ctx pullGlenn Miles2025-07-211-6/+6
* ppc/xive2: Implement "Ack OS IRQ to even report line" TIMA opGlenn Miles2025-07-211-3/+5
* ppc/xive: Add more interrupt notification tracingGlenn Miles2025-07-211-0/+3
* ppc/xive: Fix pulling pool and phys contextsNicholas Piggin2025-07-211-8/+58
* ppc/xive: Move NSR decoding into helper functionsNicholas Piggin2025-07-211-9/+42
* ppc/xive: Explicitly zero NSR after acceptingNicholas Piggin2025-07-211-4/+2
* ppc/xive: tctx_notify should clear the precluded interruptNicholas Piggin2025-07-211-0/+3
* ppc/xive: Fix PHYS NSR ring matchingNicholas Piggin2025-07-211-1/+2
* ppc/xive: Report access size in XIVE TM operation error logsNicholas Piggin2025-07-211-4/+4
* qom: Make InterfaceInfo[] uses constPhilippe Mathieu-Daudé2025-04-251-1/+1
* qom: Have class_init() take a const data argumentPhilippe Mathieu-Daudé2025-04-251-4/+4
* pnv/xive: Fix possible undefined shift error in group size calculationNicholas Piggin2025-03-201-3/+24
* ppc/xive: Fix typo in crowd block level calculationNicholas Piggin2025-03-201-1/+1
* ppc/xive2: Support crowd-matching when looking for targetFrederic Barrat2025-03-111-6/+39
* ppc/xive2: Process group backlog when updating the CPPRFrederic Barrat2025-03-111-2/+2
* ppc/xive2: Support group-matching when looking for targetFrederic Barrat2025-03-111-17/+39
* ppc/xive2: Add grouping level to notificationFrederic Barrat2025-03-111-37/+51
* ppc/xive: Rename ipb_to_pipr() to xive_ipb_to_pipr()Michael Kowal2025-03-111-16/+6
* Merge tag 'exec-20241220' of https://github.com/philmd/qemu into stagingStefan Hajnoczi2024-12-211-3/+3
|\
| * include: Rename sysemu/ -> system/Philippe Mathieu-Daudé2024-12-201-3/+3
* | include/hw/qdev-properties: Remove DEFINE_PROP_END_OF_LISTRichard Henderson2024-12-191-4/+0
|/
* hw/intc: Constify all PropertyRichard Henderson2024-12-151-4/+4
* pnv/xive2: TIMA CI ops using alternative offsets or byte lengthsMichael Kowal2024-11-041-0/+6
* pnv/xive2: TIMA support for 8-byte OS context push for PHYPGlenn Miles2024-11-041-0/+2
* pnv/xive: Update PIPR when updating CPPRGlenn Miles2024-11-041-2/+32
* pnv/xive: Add special handling for pool targetsGlenn Miles2024-11-041-10/+26
* ppc/xive2: Support "Pull Thread Context to Odd Thread Reporting Line"Glenn Miles2024-11-041-4/+5
* ppc/xive2: Change context/ring specific functions to be genericMichael Kowal2024-11-041-3/+3
* ppc/xive2: Support "Pull Thread Context to Register" operationGlenn Miles2024-11-041-0/+15
* ppc/xive2: Allow 1-byte write of Target field in TIMAGlenn Miles2024-11-041-0/+2
* pnv/xive2: Support for "OS LGS Push" TIMA operationGlenn Miles2024-11-041-0/+15
* ppc/xive2: Support TIMA "Pull OS Context to Odd Thread Reporting Line"Frederic Barrat2024-11-041-0/+2
* pnv/xive2: Define OGEN field in the TIMAFrederic Barrat2024-11-041-0/+4
* pnv/xive: TIMA patch sets pre-req alignment and formatting changesMichael Kowal2024-11-041-24/+48
* ppc/xive: Fix ESB length overflow on 32-bit hostsNicholas Piggin2024-11-041-1/+1