about summary refs log tree commit diff stats
path: root/src (follow)
Commit message (Expand)AuthorAgeFilesLines
* [RV64_DYNAREC] Fixed flags for shrd/shld with constant 0 shift (#1730)Yang Liu2024-08-101-13/+23
* [RV64_DYNAREC] Fixed ROL/ROR RCX, CL (#1729)xctan2024-08-102-22/+14
* Added 67.AVX.0F.66 D6 opcode ([ARM64_DYNAREC] too)ptitSeb2024-08-102-2/+39
* Added 64bits 67 F3 0F 7F opcode ([ARM64_DYNAREC] too)ptitSeb2024-08-102-0/+19
* [ARM64_DYNAREC] Fixed flags for surd/shld with constant 0 shiftptitSeb2024-08-101-12/+22
* [ARM64_DYNAREC] Fixed pending flags for large 8 & 16 bit const shiftsptitSeb2024-08-101-0/+6
* [RV64_DYNAREC] Fixed pending flags for large 8 & 16 bit const shifts (#1728)xctan2024-08-101-0/+6
* [RV64_DYNAREC] Fixed more register conflicts (#1726)Yang Liu2024-08-093-8/+8
* Fix non-Dynarec buildptitSeb2024-08-091-1/+1
* Improved Steam wine compatibility, not perfect, but better (thanks Hugo for t...ptitSeb2024-08-092-2/+36
* [RV64_DYNAREC] Fixed OF generation in emit_sar16c (#1724)xctan2024-08-091-10/+4
* [ARM64_DYNAREC] Added AVX.66.0F38 9A opcodeptitSeb2024-08-091-2/+13
* [RV64_DYNAREC] Fixed fpu_flags handling and enabled cosim in CI (#1722)Yang Liu2024-08-091-0/+3
* [RV64_DYNAREC] Fixed misused BNE_NEXT in emit_ro{l,r}32 (#1723)xctan2024-08-091-4/+6
* [RV64_DYNAREC] Fixed FNSTSW opcode (#1721)Yang Liu2024-08-092-0/+5
* [DYNAREC_RV64] Removed TODOs on GETEX and GETEM macros (#1720)Yang Liu2024-08-096-306/+303
* [RV64_DYNAREC] Fixed register conflict in the GETSEB marco (#1719)xctan2024-08-091-1/+1
* [RV64_DYNAREC] Fixed register conflict with GETEB macro (#1718)xctan2024-08-081-7/+14
* [INTERP] Fixed some undefined behaviour (#1717)Yang Liu2024-08-081-6/+12
* [LA64_DYNAREC] Fixed flag generation in IMUL/MUL opcode (#1716)Yang Liu2024-08-083-65/+100
* [RV64_DYNAREC] Fixed flag generation in IMUL/MUL opcode (#1715)xctan2024-08-084-12/+39
* [GTK] Added wrapped GstVideoBufferPoolptitSeb2024-08-074-2/+144
* [ARM64_DYNAREC] Added AVX.F3.0F38 F7 opcodeptitSeb2024-08-073-0/+82
* Small optimisation on xsave / xrstor helperptitSeb2024-08-071-12/+6
* [ARM64_DYNAREC] Added F0 20 opcodeptitSeb2024-08-041-0/+31
* Added 3 syscallsptitSeb2024-07-301-0/+3
* [DYNAREC] Remove BARRIER_NEXT macroptitSeb2024-07-2911-27/+0
* [RCFILE] Added support for generic names in RCFilesptitSeb2024-07-252-19/+54
* Added 67 66 0F EF opcode ([ARM64_DYNAREC] too)ptitSeb2024-07-231-1/+9
* Added 67 66 0F FE opcode ([ARM64_DYNAREC] too)ptitSeb2024-07-232-0/+18
* [RV64_DYNAREC] Fixed more issues in the vector infrastructure (#1706)Yang Liu2024-07-233-5/+9
* [RV64_DYNAREC] Fixed vector infra (#1705)Yang Liu2024-07-224-32/+51
* [DYNAREC] Fixed CI failures for RV64 and LA64 (#1702)Yang Liu2024-07-222-11/+14
* Improved exception/int 3 handlingptitSeb2024-07-216-15/+48
* Better X11 callback in list handlingptitSeb2024-07-213-39/+32
* Improved TF handlingptitSeb2024-07-211-2/+3
* [ARM64_DYNAREC] Add a test about arm64 addresses in pass3, and abort if wrongptitSeb2024-07-211-0/+1
* [DYNAREC] Fixed a typo in an error messageptitSeb2024-07-211-2/+2
* Leave low memory for wine if it's loadedptitSeb2024-07-211-1/+2
* [LA64_DYNAREC] Added more opcodes (#1701)Yang Liu2024-07-205-722/+811
* [LA64_DYNAREC] Added more opcodes (#1700)Yang Liu2024-07-205-0/+131
* [RV64_DYNAREC] Added more 66 0F 38 opcodes for vector (#1699)Yang Liu2024-07-192-0/+34
* [RV64_DYNAREC] Added vector SEW cache (#1698)Yang Liu2024-07-1915-76/+143
* [RV64_DYNAREC] Added 66 0F 38 00 PSHUFB for vector (#1697)Yang Liu2024-07-183-4/+32
* [RV64_DYNAREC] Added more 66 0F opcodes for vector (#1696)Yang Liu2024-07-182-0/+47
* [RV64_DYNAREC] Show missing opcodes in vector implementation (#1695)Yang Liu2024-07-183-3/+22
* [RV64_DYNAREC] Added vlen detection (#1694)Yang Liu2024-07-183-2/+14
* [LA64_DYNAREC] Added more opcodes and fixed more issues (#1692)Yang Liu2024-07-174-6/+90
* [INTERPRETER] Fixed some issue with INT opcodes and STEP logicptitSeb2024-07-171-3/+3
* Added 1 more wrapped function to gstaudioptitSeb2024-07-171-1/+1