summary refs log tree commit diff stats
path: root/hw/intc/gicv3_internal.h (follow)
Commit message (Expand)AuthorAgeFilesLines
* hw/intc/arm_gicv3_its: Fix address calculation in get_ite() and update_ite()Peter Maydell2022-02-081-9/+10
* hw/intc/arm_gicv3_its: Use address_space_map() to access command queue packetsPeter Maydell2022-02-081-2/+2
* hw/intc/arm_gicv3_its: Implement MOVIPeter Maydell2022-01-281-0/+16
* hw/intc/arm_gicv3_its: Implement MOVALLPeter Maydell2022-01-281-0/+16
* hw/intc/arm_gicv3: Set GICR_CTLR.CES if LPIs are supportedPeter Maydell2022-01-281-0/+1
* hw/intc/arm_gicv3_its: Sort ITS command list into numeric orderPeter Maydell2022-01-281-5/+5
* hw/intc/arm_gicv3_its: Use FIELD macros for CTEsPeter Maydell2022-01-071-1/+2
* hw/intc/arm_gicv3_its: Correct comment about CTE RDBase field sizePeter Maydell2022-01-071-1/+1
* hw/intc/arm_gicv3_its: Use FIELD macros for DTEsPeter Maydell2022-01-071-3/+4
* hw/intc/arm_gicv3_its: Don't misuse GITS_TYPE_PHYSICAL definePeter Maydell2022-01-071-12/+14
* hw/intc/arm_gicv3_its: Remove redundant ITS_CTLR_ENABLED definePeter Maydell2022-01-071-2/+0
* hw/intc/arm_gicv3: Add new gicv3_intid_is_special() functionPeter Maydell2021-11-261-0/+13
* hw/intc/arm_gicv3: Update cached state after LPI state changesPeter Maydell2021-11-261-0/+17
* hw/intc: GICv3 redistributor ITS processingShashi Mallela2021-09-131-0/+9
* hw/intc: GICv3 ITS Feature enablementShashi Mallela2021-09-131-0/+2
* hw/intc: GICv3 ITS Command processingShashi Mallela2021-09-131-0/+12
* hw/intc: GICv3 ITS command queue frameworkShashi Mallela2021-09-131-0/+40
* hw/intc: GICv3 ITS register definitions addedShashi Mallela2021-09-131-0/+29
* hw/intc: GICv3 ITS initial frameworkShashi Mallela2021-09-131-10/+86
* target-arm: Add GICv3CPUState in CPUARMState structVijaya Kumar K2017-02-281-0/+2
* hw/intc/arm_gicv3_kvm: Implement get/put functionsVijaya Kumar K2017-02-281-0/+1
* hw/intc/gicv3: Add defines for ICH system register fieldsPeter Maydell2017-01-201-0/+79
* Clean up decorations and whitespace around header guardsMarkus Armbruster2016-07-121-1/+1
* hw/intc/arm_gicv3: Add IRQ handling CPU interface registersPeter Maydell2016-06-171-0/+5
* hw/intc/arm_gicv3: Implement CPU i/f SGI generation registersPeter Maydell2016-06-171-0/+1
* hw/intc/arm_gicv3: Implement gicv3_cpuif_update()Peter Maydell2016-06-171-4/+1
* hw/intc/arm_gicv3: Implement GICv3 CPU interface registersPeter Maydell2016-06-171-0/+1
* hw/intc/arm_gicv3: Implement gicv3_set_irq()Peter Maydell2016-06-171-0/+2
* hw/intc/arm_gicv3: Implement GICv3 redistributor registersShlomo Pongratz2016-06-171-0/+4
* hw/intc/arm_gicv3: Implement GICv3 distributor registersShlomo Pongratz2016-06-171-0/+4
* hw/intc/arm_gicv3: Implement functions to identify next pending irqPeter Maydell2016-06-171-0/+121
* hw/intc/arm_gicv3: ARM GICv3 device frameworkShlomo Pongratz2016-06-171-0/+24
* hw/intc/arm_gicv3: Add state informationPavel Fedin2016-06-171-0/+172